diff options
author | gVisor bot <gvisor-bot@google.com> | 2019-12-18 14:52:35 -0800 |
---|---|---|
committer | gVisor bot <gvisor-bot@google.com> | 2019-12-18 14:52:35 -0800 |
commit | ac3b3bb40e596e507a09d850e35a26e0871109c4 (patch) | |
tree | 8e7b5ade4483fd35749809300fef552aef8f5d31 /pkg/sentry/platform/ring0/lib_arm64.go | |
parent | 628948b1e197010177acc08ddc9f93d9925fba6b (diff) | |
parent | eb868be7434600c41fe9aae8313166607869ecb3 (diff) |
Merge pull request #1322 from lubinszARM:pr_vfp_ring0
PiperOrigin-RevId: 286259750
Diffstat (limited to 'pkg/sentry/platform/ring0/lib_arm64.go')
-rw-r--r-- | pkg/sentry/platform/ring0/lib_arm64.go | 26 |
1 files changed, 20 insertions, 6 deletions
diff --git a/pkg/sentry/platform/ring0/lib_arm64.go b/pkg/sentry/platform/ring0/lib_arm64.go index 900ee6380..8bcfe1032 100644 --- a/pkg/sentry/platform/ring0/lib_arm64.go +++ b/pkg/sentry/platform/ring0/lib_arm64.go @@ -16,10 +16,24 @@ package ring0 -// LoadFloatingPoint loads floating point state by the most efficient mechanism -// available (set by Init). -var LoadFloatingPoint func(*byte) +// CPACREL1 returns the value of the CPACR_EL1 register. +func CPACREL1() (value uintptr) -// SaveFloatingPoint saves floating point state by the most efficient mechanism -// available (set by Init). -var SaveFloatingPoint func(*byte) +// FPCR returns the value of FPCR register. +func FPCR() (value uintptr) + +// SetFPCR writes the FPCR value. +func SetFPCR(value uintptr) + +// FPSR returns the value of FPSR register. +func FPSR() (value uintptr) + +// SetFPSR writes the FPSR value. +func SetFPSR(value uintptr) + +// SaveVRegs saves V0-V31 registers. +// V0-V31: 32 128-bit registers for floating point and simd. +func SaveVRegs(*byte) + +// LoadVRegs loads V0-V31 registers. +func LoadVRegs(*byte) |