summaryrefslogtreecommitdiffhomepage
path: root/pkg/sentry/arch/registers.proto
blob: 2727ba08a7c4a27db27a7fa82e04186400e87838 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
// Copyright 2018 The gVisor Authors.
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

syntax = "proto3";

package gvisor;

message AMD64Registers {
  uint64 rax = 1;
  uint64 rbx = 2;
  uint64 rcx = 3;
  uint64 rdx = 4;
  uint64 rsi = 5;
  uint64 rdi = 6;
  uint64 rsp = 7;
  uint64 rbp = 8;

  uint64 r8 = 9;
  uint64 r9 = 10;
  uint64 r10 = 11;
  uint64 r11 = 12;
  uint64 r12 = 13;
  uint64 r13 = 14;
  uint64 r14 = 15;
  uint64 r15 = 16;

  uint64 rip = 17;
  uint64 rflags = 18;
  uint64 orig_rax = 19;
  uint64 cs = 20;
  uint64 ds = 21;
  uint64 es = 22;
  uint64 fs = 23;
  uint64 gs = 24;
  uint64 ss = 25;
  uint64 fs_base = 26;
  uint64 gs_base = 27;
}

message ARM64Registers {
  uint64 r0 = 1;
  uint64 r1 = 2;
  uint64 r2 = 3;
  uint64 r3 = 4;
  uint64 r4 = 5;
  uint64 r5 = 6;
  uint64 r6 = 7;
  uint64 r7 = 8;
  uint64 r8 = 9;
  uint64 r9 = 10;
  uint64 r10 = 11;
  uint64 r11 = 12;
  uint64 r12 = 13;
  uint64 r13 = 14;
  uint64 r14 = 15;
  uint64 r15 = 16;
  uint64 r16 = 17;
  uint64 r17 = 18;
  uint64 r18 = 19;
  uint64 r19 = 20;
  uint64 r20 = 21;
  uint64 r21 = 22;
  uint64 r22 = 23;
  uint64 r23 = 24;
  uint64 r24 = 25;
  uint64 r25 = 26;
  uint64 r26 = 27;
  uint64 r27 = 28;
  uint64 r28 = 29;
  uint64 r29 = 30;
  uint64 r30 = 31;
  uint64 sp = 32;
  uint64 pc = 33;
  uint64 pstate = 34;
  uint64 tls = 35;
}
message Registers {
  oneof arch {
    AMD64Registers amd64 = 1;
    ARM64Registers arm64 = 2;
  }
}