summaryrefslogtreecommitdiffhomepage
diff options
context:
space:
mode:
authorgVisor bot <gvisor-bot@google.com>2021-09-20 19:31:52 +0000
committergVisor bot <gvisor-bot@google.com>2021-09-20 19:31:52 +0000
commit0f37cc03d9689ba9359594253c1cc0f7faac0fa6 (patch)
tree6d3385f6ca908d7548833c7c7968d239bd4342c1
parent2f4b284ba501129fcf4a4023695ea5d65f25b1cc (diff)
parent206d7bb90cfbd017fbb26db805aa2fcf6cdffa4f (diff)
Merge release-20210906.0-49-g206d7bb90 (automated)
-rw-r--r--pkg/sentry/time/sampler_arm64.go4
1 files changed, 2 insertions, 2 deletions
diff --git a/pkg/sentry/time/sampler_arm64.go b/pkg/sentry/time/sampler_arm64.go
index 3560e66ae..9b8c9a480 100644
--- a/pkg/sentry/time/sampler_arm64.go
+++ b/pkg/sentry/time/sampler_arm64.go
@@ -30,9 +30,9 @@ func getDefaultArchOverheadCycles() TSCValue {
// frqRatio. defaultOverheadCycles of ARM equals to that on
// x86 devided by frqRatio
cntfrq := getCNTFRQ()
- frqRatio := 1000000000 / cntfrq
+ frqRatio := 1000000000 / float64(cntfrq)
overheadCycles := (1 * 1000) / frqRatio
- return overheadCycles
+ return TSCValue(overheadCycles)
}
// defaultOverheadTSC is the default estimated syscall overhead in TSC cycles.